Regviz

Silicon Labs /EFR32MG24A110F1024IM48 /MODEM_NS /VTCORRCFG1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VTCORRCFG1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MODEM_S/VTCORRCFG1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VITERBIKSI3WB0 (KSI3SWENABLE)KSI3SWENABLE 0VTFRQLIM0EXPSYNCLEN0EXPECTHT

Description

No Description

Fields

VITERBIKSI3WB

WB KSI3
KSI3SWENABLE

WB KSI3 Switching Enable
VTFRQLIM

Viterbi frequency limiter
EXPSYNCLEN

Expected sync length
EXPECTHT

Expected patterns head and tail

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data